英文字典中文字典


英文字典中文字典51ZiDian.com



中文字典辞典   英文字典 a   b   c   d   e   f   g   h   i   j   k   l   m   n   o   p   q   r   s   t   u   v   w   x   y   z       







请输入英文单字，中文词皆可：


请选择你想看的字典辞典：
单词字典翻译
campeo查看　campeo　在百度字典中的解释百度英翻中〔查看〕
campeo查看　campeo　在Google字典中的解释Google英翻中〔查看〕
campeo查看　campeo　在Yahoo字典中的解释Yahoo英翻中〔查看〕

安装中文字典英文字典查询工具!


中文字典英文字典工具:
选择颜色:
输入中英文单字

































































英文字典中文字典相关资料:


  • FPGA Implementation of a Real-time Disparity Map Estimation
    To enable both accuracy and fast real-time stereo vision embedded system, we propose a hardware parallel-pipelined implementation of our method aimed at maximizing the speed-accuracy trade-off Experimental results using several Middlebury data sets were conducted for evaluating the proposed method
  • FPGA-based accelerator for YOLOv5 object detection with . . .
    At a central frequency of 200 MHz, the FPGA accelerator, following quantization of all YOLOv5 series networks, achieves a significant boost in inference speed and performance efficiency relative to the CPU and GPU platforms, albeit with a minor decrease in mAP
  • Real Performance of FPGAs Tops GPUs in the Race to Accelerate AI
    Recent publications (e g , [6] [7]) have shown that Block Floating Point precision provides greater accuracy and lower cost for many AI workloads Similarly, NVIDIA GPUs offer Tensor Cores But GPU Tensor Cores and FPGA AI Tensor Blocks are very different from an architecture perspective as illustrated in Figures 1 and 2
  • FPGA Based Accelerator for Neural Networks Computation with . . .
    FPGA-based neural networks accelerator and its optimization framework, which can achieve optimal efficiency for various CNN models and FPGA resources Targeting high throughput, we adopt layer-wise pipeline architecture for higher DSP utilization
  • New paradigm of FPGA-based computational intelligence from . . .
    Because of strict constraints on power budget, delay and cost, model compression and optimized data movement of the entire system are the best keys to improve calculating speed and energy efficiency on accelerators
  • A Hardware-Efficient Architecture for Accurate Real-Time . . .
    A comparison to the literature asserts that an FPGA implementation of the proposed architecture is among the fastest implementations in terms of million disparity estimations per second (MDE s), and with an overall accuracy of 90 21%, it presents an effective processing speed disparity map accuracy trade-off





中文字典-英文字典  2005-2009